

Spacecat iCEDIP v0


All GND pins are connected together internally.

UCCI00 and UCCI02 set the IO voltage levels of pin banks 0 and 2 of the FPGA. UCCI01 is connected to +3.3V.

The recommended UCCI00,2 voltage range is 1.71V to 3.46V.

Do not exceed these IO currents (per-pin):

- @ LUCMOS 3.3V: 8mA sink/source
- @ LUCMOS 2.5V: 6mA sink/source
- @ LUCMOS 1.8V: 4mA sink/source



Main power input. 2.9V to 3.45V, 3.3V typical.

PGOOD is switched to +3V3 after FPGA power has been sequenced. On some early boards (with 3 chips in-line at the back instead of 4), the PGOOD line may be shorted to +3V3 permanently with a wire link.


Yellow numbers = pin numbers of the S648 package. You'll need to use these in the Pin Constraints Editor of the Lattice iCEcube2 software.

IOBx_yAG = Pad y belonging to IO bank x.

A and B of adjacent numbers can be used as diff pairs. See iCE5LP4K pinout documentation. G suffix = routable to global clock networks.

For more info, see Lattice iCE5LP1K documentation.




Flash Programming Header





Warning: UCCI01_SPI is not there to power the device, but to be used as a reference. SPI flash should ideally be programmed while the board is powered via the +3V3 lines and CRESET_B is held low.


Pull LOW to hold FPGA in reset.

Test Points





Don't be horrified, RGBx pins connect to an internal current sink. Max. current of 24mA.



Hacking suggestion: UCCI01 may be connected to a different IO voltage

In case the PG00D pin is not required, IC8 can be removed, and a wire link between IC2's pin 5 and the PG00D pin (IC8's 1+2)

No idea why I've chosen to route it this, somewhat less flexible way.

- 1) UCC + UCC_PLL
--- wait on UCC_PLL
- 2) SPI_UCCI01
--- wait
- 3) UPP
--- wait
- 4) UCCI00 + UCCI02